Abstract-A compact and accurate readout system has been developed for high-rate spectroscopy with multi-element detectors. The fully self-triggered system multiplexes the signals from 32 detectors into a novel peak detector, which also serves as a derandomizer. The captured pulse heights are stored as analog samples before being presented to the ADC along with the corresponding channel addresses. The peak detector incorporates a new two-phase configuration that cancels offsets and other errors found in conventional designs. Offset cancellation gives the peak detector rail-to-rail sensing and driving capability and permits two or more peak detectors to be operated in parallel to serve as a data-driven analog memory.
I. INTRODUCTION
L ARGE, highly segmented detectors are becoming more common in high-energy physics, synchrotron radiation research, and medical instrumentation. To process the signals from these detectors, a complex electronics chain is needed. The most flexible method of pulse processing is to digitize the signal directly after the low-noise preamplifier and anti-aliasing filter and to do the filtering, peak detection, and timing operations in the digital domain. However, a per-channel fully digital signal processing chain is impractical for most large multichannel systems.
Other systems need to concentrate the analog data before presenting it to the analog to digital converters (ADCs). Popular techniques include track-and-hold [see Fig. 1(a) ] or switchedcapacitor analog memory [see Fig. 1(b) ]. The track-and-hold needs an accurately-timed trigger to sample the incoming pulse at its peak. Such a trigger is usually unavailable with X-ray detectors. Samples are then sequentially multiplexed to the ADC and during this time the circuit is unable to process new incoming pulses. When occupancy is low, most samples will contain only pedestal values, which are needlessly digitized. The analog memory approach suffers from the same drawbacks except that it can be made deadtimeless with sufficient extra buffer cells and a complex controller. We have developed a readout system which is accurate, efficient and compact. It is self-triggered, self-sparsifying, derandomizing, deadtimeless and targeted at high-rate spectroscopy applications. The main building block of the system is an offset-free two-phase peak detect and hold (PDH) circuit implemented in submicron CMOS, which will be discussed in the next two sections.
II. TWO-PHASE PEAK DETECTOR
CMOS peak detectors employ an MOS current source as rectifying element in the feedback loop of a high-gain differential amplifier [1] - [4] . The major source of static error is the input offset of the differential amplifier [5] . The calibration of the consequent pedestal becomes unpractical in low-voltage submicron CMOS where, due to rail-to-rail configurations, the offset becomes a strong function of the input amplitude. Conventional techniques to reduce the offset unavoidably compromise speed and dynamic accuracy [5] . Therefore, until now, CMOS peak detectors have not been used for high-speed high-precision applications. In addition, the conventional configurations are characterized by limited dynamic range and poor driving capability.
We have developed a novel two-phase configuration that overcomes these limitations [6] . In the first phase [see Fig. 2(a) ], the circuit is identical to the classical design. We label this the WRITE phase. The PMOS transistor M1 conducts while the input is increasing; after a positive peak it shuts off and the maximum value is stored on the hold capacitor . The amplifier offset corrupts the peak voltage stored on . During the second phase [READ, Fig. 2(b) ], the circuit 0018-9499/02$17.00 © 2002 IEEE is reconfigured by analog switches (not shown) such that the amplifier acts as a unity-gain follower for the voltage held on . The offset voltage is now subtracted from the held peak value, thus canceling the error. The gate of M1, previously connected to the amplifier output, is now connected to the positive supply . It can be shown [6] that the total static error of the two-phase configuration is given by (1) where is the gate voltage of M1 in proximity of the peak and is the dc voltage gain of the amplifier. The residual error (1) can be minimized by maximizing . With the two-phase approach, the amplifier's finite common-mode rejection is also canceled. Due to the offset cancellation it is also possible to minimize the size of the input MOSFETs of the differential amplifier, disregarding any mismatch and consequent offset. In this way additional sources of error due to the MOSFETs gate capacitance are further minimized [6] . The circuit in the READ configuration also provides strong driving capability.
By sensing the voltage at the gate of M1, the circuit can be made to switch automatically from the WRITE to the READ state. The peak detector is reset by shorting . If we reset to a threshold dc level other than ground, then the peak detector will only respond to peaks exceeding this threshold.
The circuit was fabricated in a 3.3 V, 0.35-m CMOS DP-4M process. Detailed transistor level schematics can be found in [5] and [6] . The size of the layout of the analog and digital sections were 340 50 m and 245 50 m , respectively. Semi-Gaussian pulses from an Ortec 672 shaping amplifier were input to the peak detector. Peaking times ranging from 0.2 to 15 s and peak amplitudes ranging from 0.3 to 3 V were used.
In Fig. 3 , the measured signals , , , and from two different samples are shown. No averaging was used for these acquisitions. The input signal (dot-dash) is a semiGaussian pulse with peak amplitude mV and peaking time s. The circuit is reset at s. Fig. 4 shows the difference between the output (held) voltage and the true peak height . For pulses with ns, the absolute accuracy is better than 0.2% over a dynamic range extending to within 0.3 V of the supply rails. An integral linearity error better than 0.02% was also verified in the 0.5 V-2.5 V range for ns. The analysis on the error in peak height as function of the peaking time is widely discussed in [5] and [6] .
By sensing the voltage at the gate of M1, the circuit can also provide timing measurements relatively free of amplitude-dependent time walk since it effectively measures the zero-crossing of the derivative of the input pulse. The positive transition of the voltage in correspondence of the peak, followed by a comparator, provides the required timing signal. In Fig. 5 the measured time walk for peak amplitudes ranging from 0.5 to 3 V and peaking times 200 and 500 ns is shown.
III. PEAK DETECTOR AND DERANDOMIZER (PDD)
A peak detect and hold circuit that can process and store several pulses in parallel providing the derandomization of times of arrival can greatly relax the requirements on the following ADC. The inherent high absolute accuracy of the two-phase PDH opens up the possibility of using several two-phase PDHs in parallel without adding the complexity of a separate and voltage dependent calibration for each PDH.
By combining the peak detection and analog storage functions of the PDH with suitable control logic, the PDD can be made to behave like a data-driven analog first input first output (FIFO). Ideally, it is possible to build a fully self-triggered, selfsparsifying, derandomizing, and deadtimeless readout system as shown in Fig. 6 .
In Fig. 7 , a simplified schematic of the PDD based on copies of the two-phase PDH and one input line is shown. The concept can be extended to a version with multiple input lines and multidimensional switching for the processing of pulses form several channels. The block labeled PDD Logic keeps track of the next empty PDH and maintains an ordered list of occupied PDH cells awaiting readout.
When a new pulse arrives, it is detected and held on the storage capacitor of the th peak detector (PDH-). The PDD logic opens the input switch , then selects the st PDH available for input and closes the corresponding input switch . In the mean time it stores the address in a -deep readout FIFO. Up to pulses can be processed and stored without requiring the readout.
When the ADC is ready to convert a value, the external logic sends a signal Vread to the PDD. The PDD logic selects the first PDH address from the readout FIFO and closes the corresponding output switch. Once the conversion is completed, the external logic sends a signal Vreset to the PDD, resetting the PDH and making it available for a further input processing.
While one PDH is being read out, another can accept input pulses. By choosing a large enough buffer size , we can eliminate nearly all dead time while clocking the ADC at the average event rate.
In a more complex system, channel ID and timing information for every hit can be combined with the PDH address and stored in the readout FIFO. Then the data acquisition system can read amplitude, position, and time for every pulse.
A version of the PDD with was realized in the 0.35-m CMOS technology from TSMC. Preliminary test results are reported in [6] .
Alternative possibilities are to construct a single two-phase PDH with multiple hold capacitors and suitable switches [see Fig. 8(a) ], a single two-phase PDH with multiple output storing capacitors [see Fig. 8(b) ] or, in general, a combination of more PDHs and multiple-capacitors elements. 
IV. MULTICHANNEL READOUT SYSTEM
To test the PDD with realistic signals the test system shown in Fig. 9 was constructed. A linear array of 32 CdZnTe (CZT) detectors on 3.5-mm pitch was exposed to Am X-rays. Two 16-channel preamplifier/shaper ASICs [7] produced unipolar, 1.2-s pulses, which were fed into a custom self-switched multiplexer (SSM).
The SSM chip, developed for an unrelated program, consists of a comparator bank, 32 : 1 switch matrix and arbitration logic. The SSM detects above-threshold inputs and routes them to the PDD input; it also presents the 5-bit address of the selected channel as output. The PDD generates a short pulse (PK_FND) whenever a new peak is detected. In response to a READ request from the data acquisition system (pulser), the next peak sample is presented to the 12-bit ADC. A logic analyzer captures the digital PEAK and corresponding channel ADDRess. After a fixed delay the pulser RESETs the PDD that was read out, making it available to process the next input pulse. The system shown in Fig. 9 consumes only about 0.8 mW per channel (excluding the preamp/shaper) and can fit into a PC board, less than 15 cm on a side. Fig. 10 shows the waveforms PDD_IN, PK_FND, PDD_OUT, and READ for a typical acquisition. Note that the input pulses (and PK_FND signals) occur randomly, while the READ process is synchronous. The READ rate, 200 kHz in this example, is matched to the average input rate. Whenever a new READ is issued, PDD_OUT changes. It can be seen, for example, that the PDD detected and stored the third pulse before the second pulse was read out, demonstrating correct derandomization.
Note that the SSM/PDD combination efficiently concentrates the analog data before presenting it to the ADC. For example, eight peaks occur in the 50-s waveform shown in Fig. 10 , each peak coming from a different channel. Exactly eight samples are sent to the ADC, which can work at a constant rate of 200 kHz. Let us contrast this to the other approaches outlined in Section I. In the fully digital approach [8] , each channel would be equipped with an ADC. Each would need a sampling rate of at least 10 MHz to be able to extract an accurate peak value. During the 50-s acquisition 32 000 samples would be digitized, but only about 20-30 would be used to extract the eight peak heights. The system would require several watts of power and consume a large board area.
With a track-and-hold scheme [9] , it would be difficult to acquire the eight peaks shown in Fig. 10 . First, there is no simple way to derive a trigger from the X-rays. Second, the 32 : 1 analog multiplexer could not run fast enough to keep up with the event rate. The fastest analog multiplexer with 12-bit accuracy can only be clocked at about 5 MHz; thus, readout of 32 channels would result in 6.4 s of deadtime and most of the pulses in Fig. 10 would be blocked.
An analog memory [10] to capture all the peaks shown in Fig. 10 would need several hundred cells per channel and triggering would again be problematic. Without a trigger the entire array would need to be read out and digitized, again resulting in tens of thousands of samples to find only eight pulses. Fig. 11 displays the source intensity profile determined from the ADDR output of the SSM.
In Fig. 12 , we compare the Am spectrum of one channel recorded by a commercial MCA and the spectrum collected by this system. Resolution is limited by the CZT detectors used; electronics noise is less than 2 keV. Noise of the peak detector alone is less than 0.03% of full scale.
V. CONCLUSION
We have developed a compact two-phase peak detector in submicron CMOS that has high absolute accuracy and linearity, rail-to-rail sensing, and a precision timing output. This peak detector has been used as the basis of an efficient multichannel readout system which is self-triggered, self-sparsifying, and nearly deadtimeless. The peak detector-derandomizer (PDD) with a two-event buffer has been used to demonstrate the first step toward a data-driven analog FIFO readout with application to spectroscopy and matrix detectors.
